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I. INTRODUCTION
As the conventional silicon MOSFET approaches its scaling limits, many new device structures are being extensively explored, one of them, the silicon nanowire transistor (SNWT) has attracted broad attention from both the semiconductor industry and academic fields. Silicon nanowires are attracting significant attention from the electronics industry due to the drive for ever smaller transistors. The operation of these transistors, and a wide array of additional applications like CMOS circuits, will depend on the properties of these nanowires. A new generation of ultra small transistors and more powerful computer chips using nano-structures will be more applicable In the future after more discovery by researchers. The fabrication technology of SNWTs is still under development that requires further investigations before challenging state-of-the-art MOSFETs.
II. RELATED WORK
To understand device characteristics and its applications in depth and to assess the performance limits of SiNWTs, simulation is becoming increasingly important. Simulation tools can support the experimental work to accelerate the development of SiNWTs [1] , reduce their cost, identify their strengths and weaknesses, and demonstrate their scalability down to the nanometers range [2] [3] [4] [5] [6] . With using silicon nanowires as the channel body of the MOS transistor, CMOS circuits can be taken to the end of the roadmap for Si technologies [7] by shrinking the gate length and width down to a few nanometers [6] . Therefore the SiNWT with smaller dimensions have become important NW-CMOS circuits [9] . In order to appreciate VLSI design at the gate level, it is important to understand the characteristics of the nanowire circuits and the way in which these characteristics affect the performance of logic gate operation. In this paper a new computerized-model was demonstrated to calculate the characteristics of NW-CMOS and how their parameters can be modeled using mathematical equations by designing MATLAB software. The model will be used to evaluate the static characteristics of the basic NW-CMOS inverter as shown in circuit diagram in Fig.1 .
To do this, we will use mathematical equations to explain the behavior of currents an voltage drops in inverter circuit (or NOT gate) that built using P an N-channel nanowire transistors. The transfer characteristic of CMOS inverter is a main plot to identify CMOS parameters which is a plot of the output voltage (Vout) in response to the input voltage (Vin).
III. SIMULATION METHODOLOGY
In this paper new computational-model is used for calculating NW-CMOS inverter static characteristics depending on the output characteristic curves load and driver transistors. The circuit configuration of the NW-CMOS inverter with currents and voltages is shown in Fig. 1 . The MATLAB model is designed to calculate the intersection points of the matched curves of the output characteristic of the two transistors, as shown in Fig. 2 , the matched curves will be at: {Vgn=Vin} for n {Vgp=Vin characteristics for match curves for each SiNWT as a transistor are shown in Fig. 2 .
The current in the P direction ( current in the N (+ve) of the total I(V) current of the CMOS: the two transistors, as shown in Fig. 2 , the matched curves will be at: {Vgn=Vin} for n {Vgp=Vin-Vdd} for p characteristics for match curves for each SiNWT as a transistor are shown in Fig. 2 .
The current in the P direction (-ve) of the total I(V) current of CMOS, whereas the current in the N-channel transistor runs in the same direction (+ve) of the total I(V) current of the CMOS: Fig. 2 . The output characteristics for match curves for each the two transistors, as shown in Fig. 2 , the matched curves will be at: {Vgn=Vin} for n Vdd} for p-channel transistor. The output characteristics for match curves for each SiNWT as a transistor are shown in Fig. 2 .
The current in the P-channel transistor runs in the ve) of the total I(V) current of CMOS, whereas the channel transistor runs in the same direction (+ve) of the total I(V) current of the CMOS:
The output characteristics for match curves for each SiNWT as a separate transistor the two transistors, as shown in Fig. 2 , the matched curves will be at: {Vgn=Vin} for n-channel transistor and channel transistor. The output characteristics for match curves for each SiNWT as a channel transistor runs in the ve) of the total I(V) current of CMOS, whereas the channel transistor runs in the same direction (+ve) of the total I(V) current of the CMOS:
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the two transistors, as shown in Fig. 2 , the matched curves channel transistor and channel transistor. The output characteristics for match curves for each SiNWT as a separate channel transistor runs in the opposite ve) of the total I(V) current of CMOS, whereas the channel transistor runs in the same direction
The output characteristics for match curves for each .
the two transistors, as shown in Fig. 2 , the matched curves channel transistor and channel transistor. The output separate opposite ve) of the total I(V) current of CMOS, whereas the channel transistor runs in the same direction Where I and P characteristics for match curves for each SiNWT as a separate transistor with applying Eq.1 shown in Fig. 3 . Now if we connect the two transistors as a voltage drops acr transistors are expressed as {V=Vdn} and {Vdp=V then Where V is the output voltage and Vdn and Vdp are the drain current function for the load transistor will then be:
A driver transistor will be {I(V)=Idn (Vdn)} at Vgn=Vin. Plotting the two current functions normalized to the CMOS current I(V) on the s characteristic curves shown in Fig. Presently, each Id curve is divided into a large number of straight lines depending on the measured (or simulated) points of the Id Each line is expressed as:
This equation for the two lines will be:
Where I dn and Idp are the drain and P-channel SiNWTs, respectively, The output characteristics for match curves for each SiNWT as a separate transistor with applying Eq.1 shown in Fig. 3 . Now if we onnect the two transistors as a voltage drops acr transistors are expressed as {V=Vdn} and {Vdp=V then:
Where V is the output voltage and Vdn and Vdp are the drain-to-source voltages for N current function for the load transistor will then be:
( At Vgp=Vin-Vdd. Whereas the current function for the driver transistor will be {I(V)=Idn (Vdn)} at Vgn=Vin. Plotting the two current functions normalized to the CMOS current I(V) on the s characteristic curves shown in Fig. Presently, each Id curve is divided into a large number of straight lines depending on the measured (or simulated) points of the Id-Vd characteristic curves, as shown in Fig. 4(b) . Each line is expressed as:
I =
This equation for the two lines will be: and Idp are the drain channel SiNWTs, respectively, The output characteristics for match curves for each SiNWT as a separate transistor with applying Eq.1 shown in Fig. 3 . Now if we onnect the two transistors as a voltage drops across the drain transistors are expressed as {V=Vdn} and {Vdp=V
= +
Where V is the output voltage and Vdn and Vdp are the source voltages for N current function for the load transistor will then be:
Vdd. Whereas the current function for the driver transistor will be {I(V)=Idn (Vdn)} at Vgn=Vin. Plotting the two current functions normalized to the CMOS current I(V) on the same axes (I and V axes) produce characteristic curves shown in Fig. Presently, each Id curve is divided into a large number of straight lines depending on the measured (or simulated) points Vd characteristic curves, as shown in Fig. 4 (b). Each line is expressed as:
The output characteristics for match curves for each SiNWT as a separate transistor with applying equation
and Idp are the drain-to-source cu channel SiNWTs, respectively, The output characteristics for match curves for each SiNWT as a separate transistor with applying Eq.1 shown in Fig. 3 . Now if we onnect the two transistors as a CMOS inverter then the oss the drain-source electrodes of the two transistors are expressed as {V=Vdn} and {Vdp=V Where V is the output voltage and Vdn and Vdp are the source voltages for N-and P-channel transistors. The current function for the load transistor will then be:
Vdd. Whereas the current function for the driver transistor will be {I(V)=Idn (Vdn)} at Vgn=Vin. Plotting the two current functions normalized to the CMOS ame axes (I and V axes) produce characteristic curves shown in Fig. 4(a) .
Presently, each Id curve is divided into a large number of straight lines depending on the measured (or simulated) points Vd characteristic curves, as shown in Fig. 4 
(b).
The output characteristics for match curves for each rate transistor with applying equation source current of the N channel SiNWTs, respectively, The output characteristics for match curves for each SiNWT as a separate transistor with applying Eq.1 shown in Fig. 3 . Now if we CMOS inverter then the source electrodes of the two transistors are expressed as {V=Vdn} and {Vdp=V-Vdd} (2) Where V is the output voltage and Vdn and Vdp are the channel transistors. The current function for the load transistor will then be: (3) Vdd. Whereas the current function for the driver transistor will be {I(V)=Idn (Vdn)} at Vgn=Vin. Plotting the two current functions normalized to the CMOS ame axes (I and V axes) produce Presently, each Id curve is divided into a large number of straight lines depending on the measured (or simulated) points Vd characteristic curves, as shown in Fig. 4(b) .
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Vdd. Whereas the current function for the driver transistor will be {I(V)=Idn (Vdn)} at Vgn=Vin. Plotting the two current functions normalized to the CMOS ame axes (I and V axes) produce the Presently, each Id curve is divided into a large number of straight lines depending on the measured (or simulated) points Vd characteristic curves, as shown in Fig. 4 
Where m is the slope of each line, if we take (V (V 11 , and (V p-channel transistor as illustrated in Fig. 4(b) , then m1 and m2 has the following values:
k1 and value of:
Then at matched curves (at matched current and voltage drops) the intersecting point (Vi, will be: Where m is the slope of each line, if we take (V 1 ,I 1 ) and channel transistor terminal points of the line of channel transistor as illustrated in Fig. 4(b) , then m1 and (7) (8) the shifting constant of the two lines and has a 
Where Vi and Ii will be the output voltage and current at intersecting point and input voltage Vin=Vg for N-channel transistor. Depending on the above equations, a MATLAB designed to find all intersecting points Id-Vd points as in ) and channel transistor terminal points of the line of channel transistor as illustrated in Fig. 4(b Fig.5 , the matching between measured and calculated results depends strongly on current (Id) matrix (numbers of measured current points with Vg and Vd steps), while in curve calculations in Fig.5 the Vd points was 13 this mean the Id matrix dimension will be (6x13). Fig.5 , the matching between measured and calculated results depends strongly on current (Id) matrix (numbers of measured current points with Vg and Vd steps), while in curve calculations in Fig.5 the Vd points was 13 this mean the Id matrix dimension will be (6x13). [10 illustrates agreements between two results as shown in Fig.5 , the matching between measured and calculated results depends strongly on current (Id) matrix (numbers of measured current points with Vg and Vd steps), while in curve calculations in Fig.5 the Vd points was 13 this mean the Id matrix dimension will be 
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As a test, this model was applied on expiremental I 10], the comparison between 10]) and calculated points output illustrates agreements between two results as shown in Fig.5 , the matching between measured and calculated results depends strongly on current (Id) matrix (numbers of measured current points with Vg and Vd steps), while in curve calculations in Fig.5 the Vg points was 6 and Vd points was 13 this mean the Id matrix dimension will be 
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The computerized model was used to study characteristics dependents of nanowire transistors that built this CMOS. In Fig. of increasing of nanowires P-channel SiNWT this will improve noise margin. of increasing of nanowires from 1 to 10 nanowires in N-channel SiNWT reverse direction shows the impact of increasing of nanowire length in P-channel SiNWT will tends to improvement of characteristics by increasing oxide thickness in N The computerized model was used to study characteristics dependents of nanowire transistors that built this CMOS. In Fig. of increasing of nanowires channel SiNWT this will improve noise margin. of increasing of nanowires from 1 to 10 nanowires in channel SiNWT reverse direction shows the impact of increasing of nanowire length in channel SiNWT will tends to worse improvement of characteristics by increasing oxide thickness N-channel SiNWT Transfer characteristics, intersicting transistors load lines and output curent of NW is(21x41).
Transfer characteristics, intersicting transistors load lines and output curent of NW-CMOS ( Id matrix dimension is (81x81).
The computerized model was used to study characteristics CMOS on the transistors that built this CMOS. In Fig.8 it can note the effect of increasing of nanowires from 1 to 10 nanowires transistor to shift the inflection point and this will improve noise margin. In Fig.9 it can of increasing of nanowires from 1 to 10 nanowires in transistor to shift the inflection point and this will worsen noise shows the impact of increasing of nanowire length in transistor on static characteristics and this noise margin. Transfer characteristics, intersicting transistors load CMOS ( Id matrix dimension is (81x81).
The computerized model was used to study characteristics the dimensions of it can note the effect from 1 to 10 nanowires shift the inflection point and In Fig.9 it can note the effect of increasing of nanowires from 1 to 10 nanowires in transistor to shift the inflection point in noise margin. The computerized model was used to study characteristics dimensions of it can note the effect from 1 to 10 nanowires in shift the inflection point and note the effect of increasing of nanowires from 1 to 10 nanowires in in the Fig.10 shows the impact of increasing of nanowire length in transistor on static characteristics and this illustrates the improvement of characteristics by increasing oxide thickness 
